In this paper, we address Joint Source-Channel (JSC) decoding with low decoding complexity over wireless channel. We propose a unity rate accumulator based design for soft-input soft-out decoding for low complexity Chase-like decoding of arithmetic codes. Chase-like decoding is a low complexity algorithm, where a maximum a posteriori sequence estimation criterion is employed for maximum likelihood decoding of variable length codes like arithmetic codes. Previous contributions propose iterative decoding SISO arithmetic codes with convolutional codes and LDPC codes. We propose application of unity rate accumulator as inner encoder and decoder in the system, which improves the bit error performance of the system by 1.25 dB with same number of decoding iterations. We evaluate the performance of the proposed scheme for image transmission application.
INTRODUCTION
The current trend in communication puts emphasis on miniaturization, low power consumption, low bandwidth requirement, portability and specified minimum quality of service. Some of these goals are conflicting especially for portable battery operated devices. Source coding or data compression algorithms help achieve these goals by removing the redundancy from the data and only transmitting the minimum required number of bits only. This minimum number of bits, which is required for faithful reproduction at the receiver in a error-free channel, is related to entropy of the source. The removal of redundancy makes the compressed sequence sensitive to transmission errors. Errors occurrences, especially over wireless channels, can be reduced by using channel codes. Variable length codes (VLC), like arithmetic codes and Huffman codes, are widely used for source coding. Arithmetic codes are widely used in multimedia coding standards like JPEG 2000, JBIG2 and H.264. Although VLC codes can compress data almost to the entropy limit, they are very sensitive to channel errors, even with channel coding. Even a single bit error in the VLC coded stream can cause loss of synchronization and cause catastrophic error propagation for all the symbols in the packet.
One approach to avoid this error propagation phenomenon is to altogether avoid VLC codes and to utilize inherent redundancy in source sequence at channel decoder, as proposed in [1] [2] [3] [4] and the references therein. These techniques utilize correlation and memory structure within the source for joint decoding at the receiver. The redundancy of the source is utilized by the channel code decoder for improving the decoding performance. But such techniques require accurate model of the source memory correlation at the decoder and are not compatible to existing multimedia coding standards. This makes us look into developing error resilient sourcechannel coding techniques using VLC codes. In this paper we will concentrate our attention toward arithmetic codes.
One of the first approaches towards robust arithmetic coding uses a forbidden symbol that is not in source alphabet [5] . This symbol is never transmitted and its detection in decoded sequence causes detection of error. This scheme was associated with ARQ scheme for error correction for image transmission application in [6] . For wireless communication applications, arithmetic codes can utilize the soft information out of channel decoder or matched filter [7] . This shows improvement over designs where hard decision input is used for arithmetic decoder. Performance is further improved if soft information is iteratively exchanged between source and channel decoder. The proposed schemes in [7] , [8] , [9] , [10] consider state machine representation of arithmetic decoding to apply channel decoding techniques like Viterbi, list-Viterbi, and other sequential search techniques. In [7] stack algorithm and M-algorithm was applied for maximum a posteriori (MAP) error correction decoding of arithmetic codes with forbidden symbol. The proposed approach in [8] enables iterative decoding of arithmetic codes by means of soft-input soft-output (SISO) decoder based on suboptimal search and pruning of a binary tree. Authors in [11] propose a low complexity SISO decoder for arithmetic codes using softoutput Viterbi algorithm principle and a trellis description of arithmetic codes. Most of these discussed schemes depend on specific trellis constructions and eventually pruning the trellis or reducing it. However, as stated in [12] , as the number of source sequence length and source alphabet size increases, the decoding complexity becomes intractable. A practical low complexity alternative to trellis based SISO decoders uses Chase like decoding for VLC coded sources [12] , [13] , [14] . These decoders show considerable improvement over classical hard decision decoding of arithmetic codes.
Our main contribution in this paper is improving the performance of Chase-like arithmetic SISO decoder system of [12] (with intermediate convolutional code stage) by the use of rate 1 accumulator. Improvement is obtained with same number of decoding iterations and overall code rate. We further analyze the convergence behavior of the system using EXIT charts [15] and show that the decoder is guaranteed to converge if SNR is greater than a particular noise threshold. The rest of the article is organized as follows. In section 2 we
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REVIEW OF ARITHMETIC CODING 2.1 Arithmetic Coding
In this section we briefly describe the encoding and decoding process of arithmetic codes as in [16] , [12] . , which may be nonbinary, is mapped to a binary string based on the source probability model. In this article we will consider only binary source symbol set,
. Encoding is performed recursively by
to the input string. Initially,
, then for every recursion k, newer probability intervals are obtained as:
where
is the cumulative probability of symbol k s . Once this process is completed for all the symbols, a binary representation of the smallest number in the final interval is generated. This is the binary arithmetic code for the given source sequence.
At the decoder, the received binary string is again converted back to a real number called tag. After that decoding is just the reverse of the encoding process, as given below [16] ,
5. Compute until all the symbols have been decoded or End of Block (EoB) symbol is encountered.
As can be understood from the above decoding algorithm that successively computed probability interval depend on the tag, and hence on the received bit stream. Evan a single bit error may change the probability interval and throw the decoding process out of synchronization.
Low-Complexity SISO Arithmetic Decoding
A low complexity soft-input soft-output arithmetic decoder based on Chase-like decoding [17] was proposed in [12] . The arithmetic encoder generates a binary vector C of variable length M, which is interleaved to produce U. This interleaved binary stream U is input to recursive systematic convolutioanl coder (RSCC). Our baseline system uses rate 1/2, 8-state RSCC of generator polynomial
. Output of RSCC is BPSK modulated and transmitted over AWGN channel of noise variance 2  . At the decoder, the received signal is iteratively decoded by exchanging extrinsic information between SISO arithmetic decoder and the BCJR (Bahl, Cocke, Jelinek and Raviv) decoder. As shown in the figure 1, extrinsic output E(U) of BCJR decoder is deinterleaved to produce a priori information A(C) for the arithmetic decoder. Extrinsic output E(C) of the arithmetic decoder is fed back as a priori information to BCJR decoder. Next we summarize the algorithm behind SISO arithmetic decoder proposed in [12] . Let the a priori input A and extrinsic information E be in the form of log-likelihood ratios (LLR). Each test vector is decoded using classical arithmetic decoding.
5. If the decoded sequence (for k-th test vector) has exactly L decoded symbols and correct EoB symbol is decoded, calculate its distance metric as:
where, . Fig 2: The proposed joint source-channel arithmetic coding system using accumulator.
PROPOSED SCHEME 3.1 System Model
Use of accumulators (ACC) have been proposed in many wireless communication systems for close mapping of EXIT charts of two SISO decoders. Authors in [18] use doped accumulator on the top of a bit interleaved coded modulation with iterative detection (BICM-ID) structure such that the EXIT curve matches more closely with outer decoder. In [19] authors use doped accumulator for achieving turbo-cliff. We have used this property of accumulator to obtain iteration gain in cascade of stages comprising of SISO arithmetic decoder. We next describe the proposed scheme. The block diagram of the proposed scheme using rate-1 accumulator (ACC) is shown in figure 2 . The first two stages are as in the section 2.2, with the difference that RSCC is a 2 state (memory 1) encoder instead of 8-state encoder, thereby reducing the decoder complexity considerably. Binary output of RSCC is scrambled again and applied to rate-1 accumulator. The rate-1 accumulator is simply RSCC with generator polynomial
and with no systematic bits transmitted.
At the receiver noise corrupted version of the code is decoded by soft-out BCJR decoder (for accumulator) to produce extrinsic information E(U 3 ). It is then de-interleaved and applied to RSCC decoder. Extrinsic output of RSCC decoder E(U 2 ) is unscrambled and applied as input to SISO arithmetic decoder described in section 2.2. This process is performed iteratively until convergence is reached. The output of the arithmetic decoder S at that point is taken as decoded output.
Performance Evaluation
Several simulations were conducted to evaluate the BER performance and convergence property of proposed technique. Convergence analysis with EXIT chart is detailed in next section. In this section numerical results on packet error rate (PER) are discussed and compared to the results obtained in [12] . We consider a memoryless source with 2 . 0 0  p and
and packet length of 512 bits, with each packet ending with an EoB symbol. The packet is encoded with conventional arithmetic encoder. As in [12] , encoded bits of 4 such packets are concatenated and encoded with rate ½ RSCC with generator polynomial
. Decoding is done with parameter 4  q and β = 1. Figure 3 compares the PER of the proposed scheme, with the baseline system proposed in [12] . PER are plotted as function of E b /N 0 , where E b is the energy of each bit after arithmetic coding. We can see that for 5 decoding iterations, our scheme performs 1.25 dB better than the baseline system. With more iteration, the proposed scheme performs even better. Simulation results for 5, 10, and 20 iterations are shown. Whereas, for the scheme without accumulator, the performance saturates at 5 iterations and there is no advantage obtained for more iterations. It should be emphasized that proposed scheme has lower complexity and lower memory requirement compared to the baseline scheme in [12] . In our case two 2-state convolutional coders are required with total memory requirement of 2 bits, whereas for the system without accumulator, one 8-state convolutional encoder requires memory of 3 bits. Moreover, complexity of BCJR decoders increase exponentially with memory of the code and hence at the decoder side our scheme is less complex computationally because of using two memory 1 decoders rather than one memory 3 decoder. 
EXIT CHART ANALYSIS
Extrinsic information transfer (EXIT) chart is a successful method for predicting the convergence behavior of various concatenated and iterative systems [15] . In this section we analyze the convergence properties of the iterative decoding process using the EXIT chart technique. 
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The fundamental assumption of EXIT chart is that extrinsic information passed from one SISO to other is a Gaussian random variable. The LLR A of a priori input is modeled as . The mutual information between A and x is defined as
is conditional probability density function associated with a priori LLR A. Therefore, for a priori LLR A, mutual information is given as )
. Similarly, mutual information for extrinsic output E is obtained as
To obtain EXIT chart, for given values of
we artificially generate the a priori inputs A, which are fed to SISO module. Then the corresponding decoding algorithm of the block is invoked to produce extrinsic output E. The mutual information E I is then evaluated using equation ( greater than 0.75 dB with sufficient number of iterations. In figure 5 we also show the EXIT chart and decoding trajectory at 1.25 dB. We can see that the decoding trajectory 'tunnels' through the two EXIT functions and finally reaching (
) point, which is associated with achieving near zero BER.
IMAGE TRANSMISSION OVER NOISY CHANNEL
In this section we evaluate the performance of the proposed scheme for an image transmission system using SPIHT coding (Set Partitioning in Hierarchical Trees) and compare with baseline system. SPIHT is a wavelet based image compression algorithm which uses arithmetic coding as last stage. SPIHT exploits the inherent similarities across wavelet subbands to compress the image efficiently. In SPIHT the image is first decomposed into number of subbands using hierarchical wavelet decomposition. The subband coefficients are then grouped into sets called spatial orientation trees, which efficiently exploits the correlation between different bands. The coefficients in each spatial orientation trees are progressively coded from most significant bit planes to least significant bit planes, starting with the highest magnitude coefficients and at lowest pyramid level. Thus SPIHT is a progressive coder in the sense that at any point during the decoding of an image, the quality of displayed image is the best that can be achieved for the number of bits input by decoder up to that moment [29] .
In the considered system, the 512 512 Lenna test image is compressed using the SPIHT encoder, without arithmetic coding stage, generating output of rate D s bits per pixel. The progressive bit stream is them packetized, with each source symbol packet of length L = 512 bits and the additional last symbol being EoB (end of block). Arithmetic coded output of four such packets are combined and scrambled to form message U 2 . It is then coded by rate ½, memory 1 RSCC and then scrambled again to be encoded by rate 1 accumulator. Finally, the encoded bits are BPSK modulated and transmitted over AWGN channel. At the receiver, iterative decoding as described in section 3 is applied with Chase decoding parameter q fixed to 4 bits.
Simulations were done to obtain average PSNR over 500 image transmissions for both the cases. Simulation results are given in figure 6 and 7 for source bit rates 0.4 bpp (bits per pixel) and 1 bpp, respectively. It compares the PSNR performance of the proposed image transmission system to the results obtained by the baseline system proposed in [12] . It can be seen in figure 6 that at E b /N 0 of 3.25 dB the proposed system gives a PSNR gain of 10 dB for source rate of 0.4 bpp. On the other hand, at E b /N 0 of 3.5 dB, there is a gain of 12 dB. All these results were obtained for 5 number of decoding iteration for both the schemes. In figure 8 we give examples of reconstructed images for both the schemes at E b /N 0 of 3 dB which clearly shows difference in visual quality.
CONCLUSION
In this article we have proposed an accumulator based scheme for decoding of Chase-type SISO arithmetic coder over wireless channel. The proposed scheme consisting of cascade of unity rate accumulator, two state BCJR RSCC decoder and SISO arithmetic decoder was compared with a similar system consisting of 8 state BCJR decoder and no accumulator. Simulation results show that the proposed scheme performs better in terms of packet error rate for same overall code rate and decoding iterations compared to the baseline system. Also because of reduction in number of states in BCJR decoder, encoding and decoding complexity is reduced, even though there is an extra accumulator stage. We have studied the convergence behavior of the proposed scheme with EXIT chart analysis. Finally, the presented system has been applied for transmission of SPHIT coded images over AWGN channel. Significant improvement in terms of PSNR and visual quality were observed compared to the baseline system. 
